Parametric Yield Estimation for SRAM Cells: Concepts, Algorithms and Challenges
نویسندگان
چکیده
With technology scaling down to 90nm and below, process variation has become a major challenge for both design and fabrication. Among all types of circuits, Static Random Access Memory (SRAM) is particularly vulnerable to process variation, as it contains a large number of nearly minimum-sized devices with ever-decreasing supply voltage and reduced noise margin. To determine the performance of the SRAM cell under process variation, we need to estimate its parametric yield efficiently and accurately. Existing parametric yield estimation methods can be classified into two categories: performance domain methods which require extensive Monte Carlo simulation, and parameter domain methods which require the characterization of a yield boundary defined by performance constraints without using Monte Carlo simulations. In this article, we review the pros and cons of these methods, and use a sixtransistor (6T) cell as a basis for evaluation and quantitative comparison.
منابع مشابه
Self - Repairing SRAM using Closed-loop Adaptive Compensation Algorithm
In nanometer scale static-RAM (SRAM) arrays, systematic inter-die and random within-die variations in process parameters can cause significant parametric failures, severely degrading parametric yield. In this paper, we investigate the interaction between the inter-die and intra-die variations on SRAM read and write failures. To improve the robustness of the SRAM cell, we propose closed-loop ada...
متن کاملCrosshairs SRAM – An Adaptive Memory for Mitigating Parametric Failures
We propose Crosshairs SRAM to adaptively fix parametric failures and increase yield. It mitigates process variation by tuning VDD and GND of each bitcell inverter independently from its cross-coupled counterpart. It targets failing cells at the intersection of individually-tuned orthogonal VDD and GND rails. We implement 70 32kb test arrays in 45nm CMOS with little modification to a commercial ...
متن کاملTesting of a GaAs MESFET Static RAM
This paper describes the complete test, functional and parametric, of a 1Kb GaAs MESFET SRAM chip. The chip was developed as an evaluation vehicle for a new type of MESFET SRAM cell. The new cell, in contrast with conventional GaAs memory cells, minimizes the leakage current in access transistors of unselected cells. Two algorithms were selected for functional testing: MATS and Galloping Ones a...
متن کاملLow Voltage SRAMs with Adequate Stability in Nanoscaled CMOS
Increased leakage current and device variability are the major challenges with CMOS technology scaling. Since Static Random Accessed Memory (SRAM) is often the largest component in the embedded digital systems or System-on-Chip (SoC), it is more vulnerable to those challenges. To effectively reduce SRAM leakage and/or active power, supply voltage (VDD) is often scaled down during standby and/or...
متن کاملPower Estimation in 6T Sram Using Recovery Boosting
Static RAM cells are widely used for industrial and scientific subsystems, automotive electronics, etc .The power consumption of SRAM values depend on how frequently it is accessed. It can be power-hungry as dynamic RAM, when used at high frequencies. Integrated circuits consume higher watts at full bandwidth. In non-volatile SRAM and asynchronous SRAM, Power consumption limits its application....
متن کامل